Q1. Why resource sharing at same clock cycle in logic synthesis is possible and why not in behavioral synthesis?
Q2. Why logic synthesis do not infer combination and multi cycle paths??
All queries related to number system, flip-flops, logic designs and CMOS based digital circuits.
1 post • Page 1 of 1