All queries related to number system, flip-flops, logic designs and CMOS based digital circuits.
- Posts: 2
- Joined: Fri Oct 17, 2014 10:00 am
- Location: Ambala
Q1. Why resource sharing at same clock cycle in logic synthesis is possible and why not in behavioral synthesis?
Q2. Why logic synthesis do not infer combination and multi cycle paths??