I want to record the states of all flipflops in the design as the verilog design is simulated for some fixed number of cycles. I don't have the need to view the waveforms of those signals. I want to use those states for further processing. Please tell how to dump the states of the flipflops corresponding to each simulation cycle ? I am ready to use any simulator --vcs/ncsim/modelsim/icarus verilog.
I doubt if the vcd file which is generated would serve my purpose as I don't know any method to open vcd files except gtkwave that I don't want (as waveforms are not needed).
Please help. It is urgent.
Thanks In Advance
All queries related to number system, flip-flops, logic designs and CMOS based digital circuits.
1 post • Page 1 of 1