Difference between casex, casez and case statements

Post questions related to VHDL, Verilog, System Verilog, Architecture & Verification in this section.
Post Reply
Arvind
Posts: 45
Joined: Wed Apr 09, 2014 3:11 pm
Location: Noida, India

Difference between casex, casez and case statements

Post by Arvind » Wed Apr 09, 2014 8:29 pm

What is the difference between casex, casez and case statements in verilog?

Post Reply