Why latches are not preferred in synthesized design?

Post questions related to VHDL, Verilog, System Verilog, Architecture & Verification in this section.
Post Reply
Arvind
Posts: 45
Joined: Wed Apr 09, 2014 3:11 pm
Location: Noida, India

Why latches are not preferred in synthesized design?

Post by Arvind » Wed Apr 09, 2014 8:31 pm

Why latches are not preferred in synthesized design?

arushi
Posts: 5
Joined: Wed Apr 09, 2014 11:59 am

Re: Why latches are not preferred in synthesized design?

Post by arushi » Sun Aug 17, 2014 7:59 pm

Because of the power consumption and complexity they add to the designs
But there are places where still latch based paths in the designs widely used in the designs ..

Post Reply