Post questions related to VHDL, Verilog, System Verilog, Architecture & Verification in this section.
- Posts: 25
- Joined: Sun Apr 13, 2014 1:39 pm
- Location: Bangalore, India
Term net & wire are interchangeably used by designers. Is there any difference between a net & wire?
- Posts: 59
- Joined: Tue Apr 08, 2014 11:29 am
- Location: Bangalore, INDIA
Net is used for logical connectivity in the netlist. Wire refers to a physical segment. Apart from that I don't see any difference.