can any one tell me about the mismatches occurred during zero delay simulation after pattern generation in ATPG. As I know there is one mismatch due to pin constraints / cut points. Is there any other mismatch ?
SCAN, Boundary SCAN, MBIST, ATPG, JTAG, ATE, DFT simulations.
1 post • Page 1 of 1