set input_delay and set output_delay
Posted: Wed Jun 01, 2016 3:27 pm
Why we need to set input_delay and set output_delay in our sdc's? How will we decide these numbers at block level and top design level?
One stop solution for all your VLSI Design related queries.
http://evlsi.com/