Difference between casex, casez and case statements
Posted: Wed Apr 09, 2014 8:29 pm
What is the difference between casex, casez and case statements in verilog?
One stop solution for all your VLSI Design related queries.
http://evlsi.com/